Embedded Systems Programming and Architectures



Lecture No 8 : Programming timers and interrupts in assembly

Dr John Kalomiros

Assis. Professor Department of Post Graduate studies in Communications and Informatics

What is a timer?

- 1. It is a peripheral to almost every microprocessor system
- 2. Its functionality is based on a digital counter
- 3. It can be used (a) to count events or (b) to measure time intervals with accuracy



The resolution of the timer is determined by the resolution of the clock signal





Timer0 module in the 16F series



The counter is associated with register TMR0, which can be written in order to load initial value. Reading TMR0 can be translated to elapsed time.

Internal Timing issues



If external frequency is f_{osc} , then $T_{osc}=1/f_{osc}$

For example with f_{osc} =4MHz, T_{osc} =0,25µs

Execution of one instruction takes 4 cycles of the external clock:

fetch, decode, execute and store = 1 instruction cycle

In other words: Duration of 1 instruction cycle = $4^{*}T_{osc}$

For example with f_{osc} =4MHz, 1 instruction takes 1µs

This is the internal instruction clock: $f_{int} = f_{osc}/4$



OPTION register (bank 1)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0
	bit 7							bit 0
bit 7	RBPU: PO 1 = PORTI 0 = PORTI	RTB Pull-up B pull-ups ar B pull-ups ar	Enable bit re disabled re enabled t	oy individual	port latch v	alues		
bit 6	INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin							
bit 5	TOCS: TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT)							
bit 4	TOSE: TMF 1 = increm 0 = increm	RO Source E hent on high- hent on low-t	dge Select I to-low trans o-high trans	bit sition on RA4 sition on RA4	I/T0CKI pin I/T0CKI pin			
bit 3	PSA: Presc 1 = Presca 0 = Presca	caler Assign aler is assigr aler is assigr	ment bit led to the W led to the Ti	/DT imer 0 modu	le			
bit 2-0	PS2:PS0: F	Prescaler Ra	te Select bi	its				



Timer0 Prescaler

Τιμή	προμετρ	Βυθυάς ΤΜΡΟ	
PS2	PS1	PS0	
0	Õ	Õ	1:2
0	Q	1	1:4
0	1	0	1:8
0	1	1	1:16
1	0	<u>0</u>	1:32
1	0	1	1:64
1	1	0	1:128
1	1	1	1:256

The clock frequency that increments the timer can be divided by using the prescaler. In this case **PSA=0** and PS2, PS1, PS0 are set to a dividing configuration, as above.



Except from OPTION Reg, INTCON Reg is also connected to the function of Timer0

b7	b6	b5	b4	b3	b2	b1	b0
GIE	55 4 9	TOIE	INTE	RBIE	TOIF	INTE	RBIF

INTCON is in Bank 0, and controls the function of interrupt signals. A Flag in INTCON is associated with timer0.

This is TOIF (timer0 interrupt flag) which is set when the timer overflows.

In order to enable the timer and have it running you need to initialize it:

- 1. Go to bank 1
- 2. Write OPTION Reg using the necessary timer and prescaler settings
- 3. Clear Timer0 interrupt Flag (T0IF) in INTCON Reg
- 4. Load the initial counting value in TMR0

When you load Timer0, the following series of events takes place

- 1. TMR0 value is incremented at each cycle of the instruction clock
- (nominally after each instruction is executed, unless it is a branch instruction)
- 2. When the counter reaches 255 it overflows at the very next clock cycle
- 3. Upon overflow T0IF is set in INTCON Reg
- 4. If you want the timer to run again then you have to clear T0IF and reload



How the timer delay is calculated

the time interval from loading the counter until overflow is given by the following relation

Delay= (256-initial value in TMR0)* prescaler ratio*4 Crystal frequency

For example: f_{osc} = 8MHz, prescaler is 1:256 (OPTION Reg is written with 11010111) initial TMR0 value =178

Delay=
$$\frac{(256-178)^* 256^*4}{8^* 10^6 \text{ s}^{-1}} = 0, 01 \text{ s}$$



Example timer0 programming, for simulation

#include "P16F877.inc"

;initialization

Org 0 :Reset vector ;switch to bank 1 bsf STATUS, RP0 movlw b'11010001' movwf OPTION_REG ;return to bank 0 bcf STATUS, RP0 movlw 0F0h movwf TMR0 bcf INTCON, T0IF ;main loop goto loop

;prescaler set to division by 4 ;write to OPTION REG ;Set TMR0 to initial value 240 (decimal)

;clear Timer 0 interrupt flag

;wait for timer overflow

loop

end

Measure 5 sec with Timer0

suppose external crystal with frequency *fosc*=8MHz

CENT holds hundredths of sec SEC holds number of seconds





Measure 5 sec with Timer0

- #include "P16F877.INC"
- Org 0
- CENT equ 20h
- SEC equ 21h
- movlw d'5'
- movwf SEC
- clrf CENT
- bsf STATUS, RP0
- movlw b'0000000'
- movwf TRISB
- movlw b'11010111'
- movwf OPTION_REG
- bcf STATUS, RP0
- movlw b'01010101'
- movwf PORTB

- ; define memory location CENT (hundredths of second)
- ; define memory location SEC (it holds seconds)
 - ;Variable SEC is 5 (decimal)
 - ;Clear CENT
 - ; Go to bank 1
 - ; PORTB is output
 - ; define prescaler 1/256 PS2:PS0=111
 - ;return to bank 0
 - ;Output a light motive to PORTB



Measure 5 sec with Timer0 (continued)

- loop1 movlw d'178'
- movwf TMR0
- bcf INTCON, T0IF
- loop2 btfss INTCON, T0IF
- goto loop2
- incf CENT,1
- movlw d'100'
- subwf CENT,w
- btfss STATUS,Z
- goto loop1
- clrf CENT
- decfsz SEC,f
- goto loop1
- comf PORTB
- loop3 goto loop3
- END

;Delay=(256-178)*256*4/8 in µsec (=0,01 sec) ;Clear flag T0IF ;Wait for 0,01 sec

;Repeat timer delay 100 times for total delay 1 sec

; Repeat SEC times ;Toggle the LEDs





Project No 4

 Design a real-time clock that toggles an LED at b7 of PORTB every one second, while it uses the LEDs at the lower 6 bits of PORTB in order to count up to 60 secs. The system is reset every minute.

Interrupt signals in the 16F series

- An embedded system often needs to respond to external events in a timely manner.
 - Such events can be

1. a subsystem dealing with an emergency and needing the intervention of the CPU (for example, power failure, overheating, a dangerous occurrence in the external world etc).

2. an on-chip peripheral needing to exchange data with the CPU Therefore, an interrupt signal can originate from various sources

Upon receiving an interrupt, the CPU disables the orderly execution of the program as soon as possible and starts executing another routine in order to service the interrupt. This is the ISR (*interrupt service routine*).





Generic interrupt structure



An interrupt that can be disabled is a maskable interrupt

Interrupts are "stored" at an S-R bistable latch.

Different maskable sources are ORed before reaching a CPU and a *priority* may be given

Interrupt sources in the 16F series:

External interrupt (RB0 or INT) Timer0 overflow PORTB interrupt on change EEPROM write complete

Each interrupt source is associated with an enable bit and an Interrupt flag. These are bits in the INTCON Register.



External interrupts are edge-triggered. The edge the interrupt responds to is controlled by the setting of the INTEDG bit of the OPTION Register



The INTCON Register

R/W-0	R/W-x						
GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF
bit 7							bit 0

bit 7	GIE: Global Interrupt Enable bit
	 1 = Enables all unmasked interrupts 0 = Disables all interrupts
bit 6	EEIE: EE Write Complete Interrupt Enable bit
	 1 = Enables the EE Write Complete interrupts 0 = Disables the EE Write Complete interrupt
bit 5	TOIE: TMR0 Overflow Interrupt Enable bit
	 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt
bit 4	INTE: RB0/INT External Interrupt Enable bit
	 1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt
bit 3	RBIE: RB Port Change Interrupt Enable bit
	 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt
bit 2	T0IF: TMR0 Overflow Interrupt Flag bit
	 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow
bit 1	INTF: RB0/INT External Interrupt Flag bit
	 1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = The RB0/INT external interrupt did not occur
bit 0	RBIF: RB Port Change Interrupt Flag bit
	 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state



The CPU response to an interrupt





How to program interrupts

- Start the ISR at the interrupt vector (location 0004 of program memory)
- Enable the interrupt that is to be used, by setting the enable bit in the INTCON Reg
- Set the Global Interrupt Enable (GIE) bit
- Clear the Interrupt flag within the ISR
- End the ISR with a **retfie** instruction
- Don't forget to set up the interrupt source as an input!

Beware: upon interrupt the 16F series CPU loads PC with 04h.

This is the interrupt vector.

You may write the ISR starting from this address or you may have the program jump to the ISR using a **goto** *ISR* instruction in 04h.



A program that uses interrupts. Appropriate for simulation!

:Reset vector is 00h

; Go to the main program

#include "P16F877.inc"

TEMP equ 20h

Org 0 goto start Org 4

incf TEMP, F movf TEMP,W movwf PORTC bcf INTCON, INTF

retfie

start

clrf TEMP bsf STATUS, RP0 movlw b'00000000' movwf TRISC bcf STATUS, RP0 bsf INTCON, INTE bcf INTCON, INTF bsf INTCON, GIE loop goto loop END ;Interrupt vector is 04h ;Increment TEMP, count interrupts!

;Contents of TEMP are shown on LEDs of PORTC ;Clear Interrupt flag INTF ;Return form interrupt and enable GIE

;zero TEMP ;go to bank 1

;Initialize PORTC as output ;go back to bank 0 ;Enable external interrupt INT ;Clear interrupt flag INTF ;Enable Interrupts ;main loop: wait for interrupt!





Project 5: The timer triggers an interrupt

Design an application which uses Timer0 in order to produce an interrupt signal with frequency 20 Hz. Consider f_{osc} =4MHz. The ISR increments the content of a memory location. Back in main program the result is displayed on PORTB.



Required reading:

You are expected to study chapter 6 (Working with time: Interrupts, counters and timers) in *Designing Embedded Systems with PIC microcontrollers* by Tim Wilmshurst.